


EGC442 Class Notes 3/28/2023

Baback Izadi

Division of Engineering Programs bai@engr.newpaltz.edu









IN Pt, 216 (15)

Which of the following is correct for a load instruction?


- MentoReg should be set to cause the data from memory to be sent to the register file.
- MemtoReg should be set to cause the correct register destination to be sent to the register file.
- We do not care about the setting of MemtoReg for loads.



| | 1) The single-cycle datapath conceptually described in this section <i>must</i> have separate instruction and data memories because . |
|---|---|
| | the formats of data and instructions are different in MIPS, and hence different memories are needed |
| | having separate memories is less expensive |
| | the processor operates in one cycle |
| | |
| | 1) If the instruction is CW, then ALLIOn should be |
| | 1) If the instruction is SW, then ALUOp should be |
| | 01 |
| | $\frac{10}{10}$ |
| | unknown |
| | |
| | 1) If the instruction is SW, then the ALU's four control inputs should be |
| | 0000 |
| | $\sqrt{0010}$ |
| | 1) For LW and SW instructions, the ALU function — Momovy of the SS |
| | 1) For LW and SW instructions, the ALU function |
| (| is the same |
| | differs |
| | 1) If the instruction is OR, then ALUOp should be _R |
| | 0001 |
| | (10) |
| | unknown |
| | |



Consider the datapath and control unit below,



| | 1) The control unit sends bits to the ALU control. |
|------------------------------------|---|
| ı | |
| | 1) The control unit enables a write to the register file using the signal. RegDst |
| | MemWrite RegWrite |
| | 1) When MemToReg is 0, the data appearing at the register file's data input comes from the ALU's output |
| | data memory's output register file's output |
| | 1) The ALU's top input always comes from the Read data 1 output of the register file. The ALU's bottom input can come from two possible places: The Read data 2 output of the register file, or the instruction's lower 16 bits, sign extended to 32 bits. Which control unit output select among those two places? |
| | ALUOp ALUSrc Zero |
| $\backslash \backslash \backslash$ | 13) The control unit's Branch output will be 1 for a branch equal instruction. However, the branch's target address is only loade into the PC if the ALU's Zero output is Otherwise, PC is loaded with PC + 4. |
| | 1 |
| | |

Consider the figure below showing control unit outputs for four kinds of instructions, using four rows (Rows 1, 2, 3, and 4).

| Instruction | RegDst | ALUSrc | Memto- Reg | Reg- Write | Mem- Read | Mem- Write | Branch | PLUOPE | ALUOp0 |
|-------------|--------|--------|---------------|---------------|--------------|---------------|--------|--------|--------|
| R-format | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1w | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 5W | X | 1 | Х | 0 | 0 | (i_{7}) | 0 | 0 | 0 |
| beq | Х | 0 | X | 0 | 0 | 0 | 1 | 0 | 1 |

1) In Row 1, RegWrite is 1, meaning the register is always written for an R-type instruction.

True

False

1) In Row 1, the last two bits, ALUOp, are 10, meaning the ALU will perform an add function.

True

false

1) MemWrite is 1 for Row 3 (SW), but is 0 for Row 2. The reason is because while a store word instruction writes to the data memory, a instruction does not.

R-type

Toad word

1) In beq's Row 4, MemToReg is X because the value appearing at the register file's Write data input is irrelevant.


True

Kals


Consider the datapath in action for a load instruction. Indicate the values for the listed control signals. RegDst IN PICSOLE Branch Shift RegDst Branch left 2 MemRead Instruction [31-26] Read MemToReg Read address Read data 1 Instruction [20-16] Read register 2 Instruction [31–0] ALU ALU result Read data 2 Write register struction (15–11 Instruction memory ALUSrc Write Write Data data memory Sign-RegWrite Instruction [5-0] For a store word (SW) instruction, MemRead would be _____. For a store word (SW) instruction, RegWrite would be _____.


1) Highlight the active paths and assign values to the control signals of the following for






1) Highlight the active paths and assign values to the control signals of the following for







1) Highlight the active paths and assign values to the control signals of the following for







Control



| | | | | | Memto- | Reg | Mem | Mem | | | |
|---|-------------|---------|--------|--------|--------|-------|------|-------|--------|--------|--------|
| | Instruction | Opcode | RegDst | ALUSrc | Reg | Write | Read | Write | Branch | ALUOp1 | ALUOp0 |
| | R-format | 00 0000 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| | lw | 10 0011 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| Ī | sw | 10 1011 | X | 1 | X | 0 | 0 | 1 | 0 | 0 | 0 |
| | beq | 00 0100 | X | 0 | X | 0 | 0 | 0 | 1 | 0 | 1 |

Single Cycle Control

